STUDY ON DIGITAL DOWN CONVERSION TECHNIQUE IMPLEMENTED ON FPGA
نویسندگان
چکیده
منابع مشابه
Power characterization of digital filters implemented on FPGA
The evaluation of power consumption in complex digital systems is a hard task that normally requires long simulation time and complicated models. In this work, we obtain power consumption estimates from the measurement of the average current absorption of digital filters mapped on a Field Programmable Gate Array (FPGA). We also compare the measurements made with the results previously obtained ...
متن کاملDigital Test Signal Generator Implemented with FPGA
In this paper we present a digital generator which produces sine-wave signals with variable frequency. The shape of the signal is stored in memory. The modification of the frequency is achieved by changing the number of samples used to generate a period. The digital circuitry of the generator is implemented using a field programmable gate array (FPGA) and a microcontroller. Experimentally we ha...
متن کاملElliptic IIR filter sharpening implemented on FPGA
Filter sharpening is a technique for designing a higher order filter using several identical low-order filters with the same passband and stopband edge frequencies but with smaller passband ripple and larger stopband attenuation. The technique had been applied to linear phase finite impulse response (FIR) filters only. In this paper the method is applied on the elliptic infinite impulse respons...
متن کاملDigital correlation hologram implemented on optical correlator
A new kind of computer-generated hologram termed digital correlation hologram (DCH) has been developed and demonstrated with promising results. This hologram is composed of two separate sub-holograms. The reconstructed image is obtained as a result of a spatial correlation between the hologram's two parts. The DCH codes two complex functions which are generated by an iterative optimization proc...
متن کاملMulti-camera synchronization core implemented on USB3 based FPGA platform
Centered on Awaiba’s NanEye CMOS image sensor family and a FPGA platform with USB3 interface, the aim of this paper is to demonstrate a new technique to synchronize up to 8 individual self-timed cameras with minimal error. Small form factor self-timed camera modules of 1 mm x 1 mm or smaller do not normally allow external synchronization. However, for stereo vision or 3D reconstruction with mul...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Engineering Applied Sciences and Technology
سال: 2020
ISSN: 2455-2143
DOI: 10.33564/ijeast.2020.v05i03.058